

Quartus II Web Edition v9.1 Service Pack 1

- 1) Go to : <https://www.altera.com/download/dnl-index.jsp>
- 2) Scroll down to download individual components and select Quartus II Web Edition in 'Step 1'
- 3) In 'Step 2' scroll down and select '9.1 Service Pack 1' and press OK

Download Individual Components

Step 1 Select Product Category

- Quartus II Subscription Edition
- Quartus II Web Edition
- ModelSim-Altera Edition
- ModelSim-Altera Starter Edition
- Nios II Embedded Design Suite
- DSP Builder
- Licensing Software
- Programming Software
- Drivers
- Board Layout and Test
- MAX+PLUS II (Legacy)

Step 2 Select Product

- 10.0
- 9.1 Service Pack 2
- 9.1 Service Pack 1
- 9.1
- 9.0 Service Pack 2
- 9.0 Service Pack 1
- 9.0
- 8.1
- 8.0 Service Pack 1
- 8.0

Step 3 View Download **GO**

Quartus II

Web
Edition



Free

9.1

ModelSim



On new date: Ja II Web load Op for Windows or Linux Operating Systems

Quartus II Web Edition	Platform	File Name	Size
Quartus II Web Edition Service Pack 1	Windows	91sp1_quartus_free.exe	1.5 GB
Quartus II Web Edition Service Pack 1	Linux	91sp1_quartus_free_linux.tar	1.8 GB



ایجاد پروژه در Model Sim

- After installation  read me. Tex
- File  new  project



ModelSim SE-64 2020.4

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help

Layout: NoDesign ColumnLayout: AllColumns

Project - C:/Program Files/ModelSim/examples/Mux4to1

Name	Status	Type	Order	Modified
Mux4to1.vhd	?	VHDL	0	09/22/2024 10:04:19 ...

Library Project

Transcript

```
# // 18 U.S.C. Section 1905.  
# //  
# Loading project Mux4to1
```

ModelSim SE-64 2020.4

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

Layout: NoDesign ColumnLayout: AllColumns

Program Files/ModelSim/examples/Mux4to1

Name	Status	Type	Order	Modified
Mux4to1.vhd	X	VHDL	0	09/22/2024


```
Ln#
2      use IEEE.STD_LOGIC_1164.ALL;
3
4      entity MUX4to1 is
5          Port ( A : in STD_LOGIC;
6                B : in STD_LOGIC;
7                C : in STD_LOGIC;
8                D : in STD_LOGIC;
9                Sel : in STD_LOGIC_VECTOR (1 downto 0);
10             Y : out STD_LOGIC);
11      end MUX4to1;
12
13      architecture Behavioral of MUX4to1 is
14      begin
15          process(A, B, C, D, Sel)
16          begin
17              case Sel is
18                  when "00" =>
19                      Y <= A;
20                  when "01" =>
21                      Y <= B;
22                  when "10" =>
23                      Y <= C;
24                  when "11" =>
25                      Y <= D;
26                  when others =>
27                      Y <= '0';
28              end case;
29          end process;
30      end Behavioral;
31
```

Library Project

Transcript

```
# //
# Loading project Mux4to1
# Compile of Mux4to1.vhd failed with 1 errors.
```


Save file and Compile



The screenshot shows a console window titled "...amples/Mux4to1.vhd -- Unsuccessful Compile". The text inside the window is as follows:

```
vcom -work work -2002 -explicit -vopt -stats=none {C:/Program Files/ModelSim/examples/Mux4to1.vhd}
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
** Error (suppressible): C:/Program Files/ModelSim/examples/Mux4to1.vhd(2): (vcom-1491) Empty source files.
```

At the bottom right of the window is a "Close" button.



The screenshot shows a Project window titled "Project - C:/Program Files/ModelSim/examples/Mux4to1". It contains a table with the following data:

Name	Status	Type	Order	Modified
Mux4to1.vhd	✓	VHDL	0	09/22/2024 10:10:41 ...

تست بنچ () Testbench در ModelSim چیست؟

- در محیط شبیه‌سازی مانند ModelSim، تست بنچ یک ماژول یا قطعه کدی است که برای بررسی عملکرد صحیح یک مدار طراحی شده است. به عبارت دیگر، تست بنچ ورودی‌های مختلفی را به مدار اعمال می‌کند و خروجی‌های حاصل را با نتایج مورد انتظار مقایسه می‌کند تا از صحت عملکرد مدار اطمینان حاصل شود.
- چرا به تست بنچ نیاز داریم؟
- **تایید صحت طراحی:** قبل از پیاده‌سازی مدار روی سخت‌افزار، با استفاده از تست بنچ می‌توانیم از صحت عملکرد آن اطمینان حاصل کنیم.
- **ایجاد پوشش تست بالا:** با طراحی تست بنچ‌های مناسب، می‌توانیم تمامی حالات ممکن یک مدار را تست کرده و از پوشش تست بالایی اطمینان حاصل کنیم.
- **عیب‌یابی سریع‌تر:** در صورت بروز خطا در مدار، تست بنچ می‌تواند به ما کمک کند تا محل دقیق خطا را شناسایی کنیم.

ساختار تست بنچ:

- یک تست بنچ برای این مدار شامل موارد زیر خواهد بود:
- **تعریف ورودی‌ها:** تعریف سیگنال‌های A، B، C، D و Sel به عنوان ورودی‌های تست بنچ.
- **تعریف خروجی‌ها:** تعریف سیگنال Y به عنوان خروجی تست بنچ.
- **ایجاد محرک‌ها:** ایجاد یک فرایند یا مجموعه دستوراتی برای اعمال مقادیر مختلف به ورودی‌ها در زمان‌های مختلف.
- **بررسی خروجی‌ها:** مقایسه خروجی‌های حاصل از شبیه‌سازی با مقادیر مورد انتظار.

Create Project File

File Name
Test_Mux4to1 Browse...

Add file as type
VHDL

Folder
Top Level

OK Cancel

ModelSim SE-64 2020.4

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help

Layout NoDesign ColumnLayout AllColumns

Project - C:/Program Files/ModelSim/examples/Mux4to1

Name	Status	Type	Order	Modified
Mux4to1.vhd		VHDL	0	09/22/2020 10:10:41...

Right-click context menu:
Edit
Execute
Compile
Add to Project
Remove from Project
Close Project
Update
Properties...
Project Settings...

New File...
Existing File...
Optimization Configuration...
Simulation Configuration...
Folder...

C:/Program Files/ModelSim/examples/Mux4to1.vhd - Default

```
Ln#
3
4 entity MUX4to1 is
5   Port ( A : in STD_LOGIC;
6         B : in STD_LOGIC;
7         C : in STD_LOGIC;
8         D : in STD_LOGIC;
9         Sel : in STD_LOGIC_VECTOR (1 downto 0);
10        Y : out STD_LOGIC);
11 end MUX4to1;
12
13 architecture Behavioral of MUX4to1 is
14 begin
15   process(A, B, C, D, Sel)
16   begin
17     case Sel is
18       when "00" =>
19         Y <= A;
20       when "01" =>
21         Y <= B;
22       when "10" =>
23         Y <= C;
24       when "11" =>
25         Y <= D;
26       when others =>
27         Y <= '0';
28     end case;
29   end process;
30 end Behavioral;
```

Library Project

Transcript

Compile of Mux4to1.vhd failed with 1 errors.

Project : Mux4to1 <No Design Loaded> <No Context>

Type here to search

09:33 ق.ط 9/22/2020

ModelSim SE-64 2020.4

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

Design Optimization...
Start Simulation...
Runtime Options...
Run
Step
Restart...
Break
End Simulation

Project - C:/Program Files/ModelSim/examples/Test_Mux4to1.vhd - Default

Ln#

```
46      -- حالت B : انتخاب ورودی 1
47      Sel <= "01";
48      A <= '0'; B <= '1'; C <= '0'; D <= '0';
49      wait for 10 ns;
50      assert Y = '1' report "Error: Incorrect output for Sel = '01'" severity error;
51
52      -- حالت C : انتخاب ورودی 2
53      Sel <= "10";
54      A <= '0'; B <= '0'; C <= '1'; D <= '0';
55      wait for 10 ns;
56      assert Y = '1' report "Error: Incorrect output for Sel = '10'" severity error;
57
58      -- حالت D : انتخاب ورودی 3
59      Sel <= "11";
60      A <= '0'; B <= '0'; C <= '0'; D <= '1';
61      wait for 10 ns;
62      assert Y = '1' report "Error: Incorrect output for Sel = '11'" severity error;
63
64      -- سایر حالات ممکن (با توجه به طراحی مدار)
65      -- ...
66
67      wait; -- توقف شبیه‌سازی
68      end process;
69      end behavioral;
70
```

Library Project

Mux4to1.vhd Test_Mux4to1.vhd

Transcript

```
# Compile of Mux4to1.vhd was successful.
# Compile of Mux4to1.vhd was successful.
# Compile of Test_Mux4to1.vhd was successful.
```

ModelSim>

Ln: 44 Col: 58 Project : Mux4to1 <No Design Loaded> <No Context>

09:36 ق.ط



Objects				
Name	Value	Kind	Mode	
A	U	Signal	Internal	
B	U	Signal	Internal	
C	U	Signal	Internal	
D	U	Signal	Internal	
Sel	2'hX	Signal	Internal	
Y	U	Signal	Internal	

Processes (Active)						
Name	Type (filtered)	State	Order	Parent Path	Class Info	
line__35	VHDL Process	Active	1	/tb_mux4to1		
line__15	VHDL Process	Ready	2	/tb_mux4to1/DU...		

```
Ln#
3
4 entity MUX4to1 is
5   Port ( A : in STD_LOGIC;
6         B : in STD_LOGIC;
7         C : in STD_LOGIC;
8         D : in STD_LOGIC;
9         Sel : in STD_LOGIC_VECTOR (1 downto 0);
10        Y : out STD_LOGIC);
11 end MUX4to1;
12
13 architecture Behavioral of MUX4to1 is
14 begin
15   process(A, B, C, D, Sel)
16   begin
17     case Sel is
18       when "00" =>
19         Y <= A;
20       when "01" =>
21         Y <= B;
22       when "10" =>
23         Y <= C;
24       when "11" =>
25         Y <= D;
26       when others =>
27         Y <= '0';
28     end case;
```

Transcript

```
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mux4to1(behavioral)#1
```

VSIM 2>

Project: Mux4to1 Now: 0 ns Delta: 0

sim:/tb_mux4to1

psiphon3_2





sim - Default

Layout Simulate ColumnLayout Default

Search:

Objects

Name	Value	Kind	Mode
A	0	Signal	Internal
B	0	Signal	Internal
C	0	Signal	Internal
D	1	Signal	Internal
Sel	2'h3	Signal	Internal
Y	1	Signal	Internal

Processes (Active)

Name	Type (filtered)	State	Order	Parent P
------	-----------------	-------	-------	----------

Wave - Default

Msgs
/tb_mux4to1/A
/tb_mux4to1/B
/tb_mux4to1/C
/tb_mux4to1/D
/tb_mux4to1/Sel
/tb_mux4to1/Y

Library Project sim

Transcript

```
VSIM 5> run
run
VSIM 6> run
VSIM 6>
```

0 ns to 1 us Project : Mux4to1 Now: 620 ns Delta: 0 sim:/tb_mux4to1 No new notifications

سایت های مرتبط

1. Xilinx Vivado Design Suite:

<https://www.xilinx.com/support/download.html>

2. Intel Quartus Prime:

<https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/download.html>

3. ModelSim (Mentor Graphics):

<https://eda.sw.siemens.com/en-US/ic/modelsim/>

4. ISE Design Suite:

<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/archive-ise.html>

5. Cadence Incisive:

https://www.cadence.com/en_US/home/tools.html

6. Synopsys Design Compiler:

<https://www.synopsys.com/support.html>